EM Photonics Blog

Efficient FPGA Implementations of Floating-Point Reduction Operations

Proc. Military and Aerospace Programmable Logic Devices (MAPLD), Sep 2006.

This entry was posted in Published Papers, Resources. Bookmark the permalink.

Leave a Reply