EM Photonics Blog

Efficient FPGA Implementations of Floating-Point Reduction Operations

Proc. Military and Aerospace Programmable Logic Devices (MAPLD), Sep 2006.

This entry was posted in Published Papers, Resources. Bookmark the permalink.

Leave a Reply

Your email address will not be published.

You may use these HTML tags and attributes: <a href="" title=""> <abbr title=""> <acronym title=""> <b> <blockquote cite=""> <cite> <code> <del datetime=""> <em> <i> <q cite=""> <strike> <strong>